Cadence Launched New RTL Generation AI Agent

The automated chip design tool offers significant power and area reductions for digital semiconductor development.

Updated on Sept. 29, 2026 in Semiconductors

Bold flat-color editorial illustration of a silicon wafer, featuring concentric geometric rings in deep red and cream.
Cadence introduced its new RTL Generation Agent, an AI-powered tool designed to automate semiconductor design and verification for new and legacy chip architectures. AI Illustration. Upload story photo >

Live Poll

Do you trust AI-driven automation to produce better engineering and design outcomes?

Cadence has introduced the RTL Generation Agent to its ChipStack AI Super Agent platform, automating front-end digital design and verification. The system converts natural language prompts into functionally accurate RTL, allowing for the refinement of both new and legacy chip designs.

Why it matters

By automating the creation and analysis of register-transfer level code, this tool significantly enhances productivity throughout the specification and design cycle. It also provides a critical path for adapting older chip architectures to meet modern requirements.

The RTL Generation Agent claims 100% functional accuracy in its outputs. Early evaluations indicate a 24% reduction in area and an 18% reduction in power usage compared to standard foundation model code generation.

The players

Cadence

Cadence is a major provider of electronic design automation software and intelligent system design tools for the semiconductor industry.

Honda

Honda is a global automotive manufacturer currently evaluating the new agent for its system-on-chip development processes.

The details

The agent operates by leveraging specialized task-specific agents that integrate directly with existing electronic design automation software. Beyond generating new designs, it is capable of performing comprehensive RTL analysis and applying necessary updates to pre-existing codebases.

Timeline

  1. February 2026: Cadence announced its first agentic workflow for front-end design.

  2. June 2026: The company announced an autonomous virtual engineer for chip design.

  3. September 29, 2026: Cadence launched the RTL Generation Agent.

  4. Q4 2026: Expanded capabilities become available to early-access customers.

The Tech Race

The introduction of the RTL Generation Agent marks a transition toward fully autonomous workflows within the electronic design automation space. This advancement builds upon the ChipStack AI Super Agent, extending capabilities previously limited to legacy chip design into sophisticated front-end digital engineering.

Automated RTL generation helps engineers accelerate design cycles and reduce power consumption in complex hardware products. This creates more efficient development paths for companies working on next-generation automotive and consumer electronics systems.

The takeaway

The move toward agent-driven design signals that AI is becoming a core component of hardware development rather than just a coding assistant. Developers looking to implement these tools should focus on integrating these agents early in the verification phase to maximize area and power efficiency.

What happens next

Select early-access customers are scheduled to receive access to the expanded ChipStack and InnoStack AI Super Agent capabilities in Q4 2026.

Further reading

For more information on the evolving landscape of chip architecture, visit the Semiconductors section.

Source note: This article includes information reported by DQ.

Live Poll

Do you trust AI-driven automation to produce better engineering and design outcomes?